



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.								
10/556,450	11/10/2005	Chee Yu Ng	NL 030575	3813								
65913 NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131	7590 01/18/2008		<table border="1"><tr><td colspan="2">EXAMINER</td></tr><tr><td colspan="2">STIGLIC, RYAN M</td></tr><tr><td>ART UNIT</td><td>PAPER NUMBER</td></tr><tr><td>2111</td><td></td></tr></table>		EXAMINER		STIGLIC, RYAN M		ART UNIT	PAPER NUMBER	2111	
EXAMINER												
STIGLIC, RYAN M												
ART UNIT	PAPER NUMBER											
2111												
			<table border="1"><tr><td>NOTIFICATION DATE</td><td>DELIVERY MODE</td></tr><tr><td>01/18/2008</td><td>ELECTRONIC</td></tr></table>	NOTIFICATION DATE	DELIVERY MODE	01/18/2008	ELECTRONIC					
NOTIFICATION DATE	DELIVERY MODE											
01/18/2008	ELECTRONIC											

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Office Action Summary	Application No. 10/556,450	Applicant(s) NG ET AL.	
	Examiner Ryan M. Stiglic	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05 November 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 November 2005 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-12 are pending and have been examined.
2. Claims 1-12 are rejected.

Response to Arguments

3. Applicant's arguments regarding the rejections of claims 1-12 under 35 U.S.C. § 112, second paragraph, are withdrawn in light of applicant's arguments dated November 5, 2007.
4. Applicant's arguments filed November 5, 2007 have been fully considered but they are not persuasive.

a. In response to applicant's arguments, for claim 1, that Wang fails to disclose "a first interface for connection to a memory bus" because "Wang merely describes a host processor bus 31 which connects the host controller system 100 and, in particular, the host controller logic 22 directly to the host microprocessor 24" (pages 7-8 of the remarks)" the Examiner respectfully disagrees. Applicant is contending the first interface must provide a direct connection to a memory bus, however the claim only requires an interface to provide a (whether direct or indirect) connection to a memory bus which Wang discloses.

b. Applicant's arguments for claim 10 are substantially equivalent to those for claim 1 and are therefore not persuasive for the reasons above.

c. In response to applicant's arguments, for claim 3, that Wang "fails to disclose any type of arbiter" the Examiner respectfully disagrees. Claim 3 requires the host controller to comprise functionality (an arbiter) "to allow data to be written to and read from the

RAM essentially simultaneously" in support of this Wang discloses "the batch memory 30 is preferably organized as to be able to receive USB transactions from the host microprocessor for one batch while the host controller system 100 is acting on another batch" [0056]. Since the RAM memory 30 is under control of the host controller 100, the host controller 100 must have the functionality to provide simultaneous read and write access to the memory 30, the host controller 100 meets the requirements for an arbiter of claim 3.

d. In response to applicant's arguments, for claim 5, that Wang "does not describe a first part of the internal being sub-divided into two sub-parts" (page 9 of the remarks) the Examiner respectfully disagrees. Wang discloses the first part (Fig. 5, 106) may comprise up to 16 sub-parts which may consist of periodic transfers ([0062,0065] "isochronous transaction") or asynchronous transfers ([0065] "bulk transaction"). As such, Wang discloses each and every limitation of claim 5.

e. In response to applicant's arguments, for claim 8 and 12, that Wang "does not disclose executing micro-frames of transfer descriptors without intervention from the host microprocessor" (page 10 of the remarks) the Examiner respectfully disagrees. Claim 8 requires the host controller to "execute the stored transfer descriptors without intervention from the host microprocessor" but does not limit the interaction between the microprocessor and the host controller with regards to memory accesses. All that is required by highlighted limitation is the transfer descriptors execute on the host controller without the host microprocessor. Paragraph [0042] of Wang clearly discloses "this results in the host controller system 100 reading each of the transaction descriptors (XDs)

and executing the corresponding transaction, transmitting the data from the batch memory to the designated USB device 26, or receiving data from designated USB device and storing the received data in the buffer allocated to the transaction in the batch memory 30." There is no intervention of the microprocessor during the *execution* of the transfer descriptors.

Insofar as applicant's arguments are not persuasive to overcome the Wang reference, the previous art rejection from the Office Action dated August 3, 2007 is maintained and provided below.

Claim Rejections - 35 USC § 102

5. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
6. Claims 1-12 are rejected under 35 U.S.C. 102(a) and 35 U.S.C. 102(b) as being anticipated by Wang et al. (US Patent Application Publication No. 2002/0116565).

For claim 1 Wang discloses:

A host controller (Fig. 1A, 100), for use in a bus communication device comprising a host microprocessor and a system memory, the host controller comprising:

- a first interface (Fig. 1A, the left side of host controller 100) for connection to a memory bus (Fig. 1A, 31) which connects the host microprocessor (Fig. 1A, 24) and the system memory (Fig. 1A, 32), such that the host controller is adapted to act only as a slave on the

memory bus ([0138-0140] describe how the host controller is not required to act as a bus master);

- an internal memory (Fig. 1A, 30), for storing a plurality of transfer-based transfer descriptors received through the first interface ([0041]); and
- a second interface (Fig. 1A, 28 the right side of host controller), for connection to an external bus (Fig. 1A, the lines connecting to USB devices 26),
- wherein the host controller is adapted to:
 - execute stored transfer-based transfer descriptors ([0041-0042]);
 - update the content of the stored transfer-based transfer descriptors on execution ([0051] “...and updates, in state 76, a record in the transaction descriptor...”); and
 - copy the updated stored transfer-based transfer descriptors to the system memory ([0138-0140] describes the processes of where the host controller transfers data to the system memory under the control of the microprocessor).

For claim 2 Wang discloses:

A host controller as claimed in claim 1, wherein the internal memory is a dual-port RAM ([0054]).

For claim 3 Wang discloses:

A host controller as claimed in claim 1, wherein the internal memory is a single-port RAM, and the host controller further comprises an arbiter to allow data to be written to and read from the RAM essentially simultaneously ([0056] “The batch memory 30 is preferably organized as to be

able to receive USB transactions from the host microprocessor 24 for one batch while the host controller system 100 is acting on another batch.”).

For claim 4 Wang discloses:

A host controller as claimed in claim 1, wherein the internal memory is divided into two parts (Fig. 5, first part 106 and second part 116), and is adapted to store transfer-based transfer descriptor headers in a first part ([0060]), and to store transfer-based transfer descriptor payload data in a second part ([0063]).

For claim 5 Wang discloses:

A host controller as claimed in claim 4, wherein the first part of the internal memory is subdivided into two sub-parts, and is adapted to store transfer descriptor headers relating to periodic transfers in a first sub-part ([0062,0065] “isochronous transaction”), and to store transfer descriptor headers relating to asynchronous transfers in a second sub-part ([0065] “bulk transaction”).

For claim 6 Wang discloses:

A host controller as claimed in claim 5, wherein the host controller is adapted to scan the first sub-part of the internal memory once in each micro-frame ([0065] “For example, five transactions can be scheduled for a total of 1,280 bytes in one ms: one isochronous of 1023 and four bulk or interrupt transactions of 64 bytes each.” The host controller therefore scanned the control memory [CM] once in the micro-frame thus meeting the claim limitation.), and is

adapted to scan the second sub-part continuously throughout each micro-frame ([0065] “For example, five transactions can be scheduled for a total of 1,280 bytes in one ms: one isochronous of 1023 and four bulk or interrupt transactions of 64 bytes each.” The host controller therefore scanned the control memory [CM] throughout the micro-frame thus meeting the claim limitation.).

For claims 7 and 11 Wang discloses:

A host controller as claimed in claim 1, wherein the host controller is a USB host controller and the second interface is a USB bus interface (Fig. 1A, [0003, 0016]).

For claims 8 and 12 Wang discloses:

A host controller as claimed in claim 1, wherein the internal memory is adapted to store multiple micro-frames of transfer descriptors ([0056] “The batch memory 30 is preferably organized so as to be able to receive USB transactions from the host microprocessor 24 for one batch while the host controller system 100 is acting on another batch.”), and to execute the stored transfer descriptors without intervention from the host microprocessor ([0042] describes how the host controller executes the stored transfer descriptors without the microprocessor.).

For claim 9 Wang discloses:

A host controller as claimed in claim 8, wherein each of the multiple micro-frames of transfer descriptors may store payload data relating to one or more of isochronous, interrupt and bulk

data transfers ([0063, 0070] describe a data memory 116 [Fig. 5] holds data for USB transactions of type isochronous, bulk or interrupt [0062,0065].).

For claim 10 Wang discloses:

A bus communication device, comprising:

- a host microprocessor (Fig. 1A, 24);
- a system memory (Fig. 1A, 32);
- a memory bus, which connects the host microprocessor and the system memory (Fig. 1A line connecting 24 and 32; and
- a host controller (Fig. 1A, 100), wherein the host microprocessor is adapted to form transfer-based transfer descriptors, and write the transfer-based transfer descriptors to the system memory and to the host controller, and wherein the host controller comprises:
 - a first interface (Fig. 1A, the left side of host controller 100) for connection to a memory bus (Fig. 1A, 31) which connects the host microprocessor (Fig. 1A, 24) and the system memory (Fig. 1A, 32), such that the host controller is adapted to act only as a slave on the memory bus ([0138-0140] describe how the host controller is not required to act as a bus master);
 - an internal memory (Fig. 1A, 30), for storing a plurality of transfer-based transfer descriptors received through the first interface ([0041]); and
 - a second interface (Fig. 1A, 28 the right side of host controller), for connection to an external bus (Fig. 1A, the lines connecting to USB devices 26),
 - wherein the host controller is adapted to:

- execute stored transfer-based transfer descriptors ([0041-0042]);
- update the content of the stored transfer-based transfer descriptors on execution ([0051] "...and updates, in state 76, a record in the transaction descriptor..."); and
- copy the updated stored transfer-based transfer descriptors to the system memory ([0138-0140] describes the processes of where the host controller transfers data to the system memory under the control of the microprocessor).

Conclusion

7. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Application/Control Number:
10/556,450
Art Unit: 2111


Page 10

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan M. Stiglic whose telephone number is 571.272.3641. The examiner can normally be reached on Monday - Friday (6:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571.272.3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

RMS


PAUL R. MYERS
PRIMARY EXAMINER